# Programmable，High－Speed，Multiple Input／Output LVDS Crossbar Switches 

## General Description

The MAX9132／MAX9134／MAX9135 high－speed，multi－ ple－port，low－voltage differential signaling（LVDS）cross－ bar switches are specially designed for digital video and camera signal transmission．These switches have a wide bandwidth，supporting data rates up to 840 Mbps ． The MAX9132 has three input ports and two output ports，the MAX9134 has three input ports and four out－ put ports，and the MAX9135 has four input ports and three output ports．The digital video or camera signal can go through the switches from an input port to one or multiple output ports
The MAX9132／MAX9134／MAX9135 switch routing is programmable through either an $I^{2} \mathrm{C}$ interface or a Local Interconnect Network（LIN）serial interface．In addition，the MAX9134／MAX9135 provide pins to set switch routing．These pins also set the initial conditions for the $I^{2} \mathrm{C}$ mode．To generate more input or output ports，these switches can be connected in parallel or in cascade
The MAX9132／MAX9134／MAX9135 operate from a +3.3 V supply and are specified over the $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ temperature range．The MAX9134／MAX9135 are available in a 32 －pin（ $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ）TQFP package， while the MAX9132 is available in a 20－pin $6.5 \mathrm{~mm} \times$ 4.4 mm ）TSSOP package．The input／output port pins are rated up to $\pm 25 \mathrm{kV}$ ESD for the ISO Air－Gap Discharge Model，$\pm 15 \mathrm{kV}$ ESD for the IEC Air－Gap Discharge Model，and $\pm 10 \mathrm{kV}$ for the ESD Contact Discharge Model．All other pins support up to $\pm 3 \mathrm{kV}$ ESD for the Human Body Model．

Applications
Digital Video in Automotive
Video／Audio Distribution Systems
Camera Surveillance Systems
High－Speed Digital Media Routing
Navigation System Displays

|  | Supports up to 840Mbps Data Rate at Each Port |
| :---: | :---: |
| － | Nonactivated Ports are in High－Impedance State for Easy Port Expansion |
|  | Programmable Preemphasis on LVDS Outputs |
|  | Self Common－Mode Biasing on LVDS Inputs |
|  | Three Selectable Approaches for Switch Routing： $I^{2} \mathrm{C}$ Interface |
|  | LIN Interface |
|  | Programmable Pins（MAX9134／MAX9135） |
|  | $> \pm 25 k V$ ESD Protection |
|  | ＋3．3V Supply Voltage |
|  | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature Range |

Pin Configurations
TOP VIEW


Pin Configurations continued at end of data sheet．

Ordering Information

| PART | PIN－PACKAGE | INPUTS | OUTPUTS | ROUTE CONTROL |
| :--- | :--- | :--- | :---: | :---: |
| MAX9132GUP＋ | 20 TSSOP－EP＊ | 3 | 2 | $1^{2} C$, LIN |
| MAX9134GHJ＋ | 32 TQFP－EP＊ | 3 | 4 | $I^{2} C$, LIN，Pins |
| MAX9135GHJ＋ | 32 TQFP－EP＊ | 4 | 3 | $I^{2} C$, LIN，Pins |

Note：Devices are specified over the $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ temperature range．
＊EP＝Exposed pad．
＋Denotes a lead－free／RoHS－compliant package．

# Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches 

## ABSOLUTE MAXIMUM RATINGS



```
ESD Protection
    Human Body Model (RD = 1.5k \(\Omega, C S=100 \mathrm{pF}\) )
        All Other Pins Including SCL, SDA to GND .................. \(\pm 2 \mathrm{kV}\)
IEC61000-4-2 (RD = 330 \(2, C S=150 \mathrm{pF})\)
    Contact Discharge
        (DIN_, DOUT_) to GND ............................................. \(\pm 10 \mathrm{kV}\)
    Ai-Gap Discharge
        (DIN_, DOUT_) to GND ............................................. \(\pm 15 \mathrm{kV}\)
ISO10605 ( \(\mathrm{RD}=2 \mathrm{k} \Omega, \mathrm{CS}=330 \mathrm{pF}\) )
    Contact Discharge
        (DIN_, DOUT_) to GND .............................................. \(\pm 10 \mathrm{kV}\)
    Ai-Gap Discharge
        (DIN_, DOUT_) to GND .............................................. 25 kV
Lead Temperature (soldering, 10s) ................................. \(+300^{\circ} \mathrm{C}\)
```

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{\text {AVDD }}=\mathrm{V}_{\text {DVDD }}=\mathrm{V}_{\mathrm{LVDSV}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VAVDD}=\mathrm{V}$ DVDD $=$ VLVDSVDD $=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD |  |  | 3.0 |  | 3.6 | V |
| Supply Current | IAVDD, IDVDD, ILVDSVDD | Outputs switching at$20 \mathrm{MHz}$ | MAX9132 |  | 60 | 80 | mA |
|  |  |  | MAX9134/MAX9135 |  | 86 | 100 |  |
| SINGLE-ENDED CMOS INPUTS ( $\overline{\text { PD, }}$, FS, RXD) |  |  |  |  |  |  |  |
| Input High Level | $\mathrm{V}_{\mathrm{IH} 1}$ |  |  | 2.0 |  |  | V |
| Input Low Level | VIL1 |  |  |  |  | 0.8 | V |
| Input High Current | IIN1 | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |  | -20 |  | +20 | $\mu \mathrm{A}$ |
| SINGLE-ENDED OUTPUTS (TXD, AS1/NSLP) |  |  |  |  |  |  |  |
| Output High Level | VOH |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.4 \end{gathered}$ |  |  | V |
| Output Low Level | VOL | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| 3-LEVEL INPUTS (S5-S0, AS0, AS1) |  |  |  |  |  |  |  |
| Input High Level | $\mathrm{V}_{\text {IH3 }}$ |  |  | 2.5 |  |  | V |
| Input Low Level | VIL3 |  |  |  |  | 0.8 | V |
| Input Open Level | $\mathrm{V}_{\mathrm{IO}}$ | Measured at the input | pins | 1.2 | 1.45 | 1.9 | V |
| Input Current | IL3, IH3 | $\mathrm{V}_{\text {IL3 }}=0$ or $\mathrm{V}_{\text {IH3 }}=\mathrm{V}_{\mathrm{D}}$ |  | -20 |  | +20 | $\mu \mathrm{A}$ |

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=\right.$ VDVDD $=V_{\text {LVDSVDD }}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}$ $=$ VLVDSVDD $=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIFFERENTIAL INPUTS (DIN_) |  |  |  |  |  |  |
| Differential Input High Threshold | VIDH | $V_{\text {ID }}=\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {IN }}-$ |  |  | 100 | mV |
| Differential Input Low Threshold | VIDL | $V_{\text {ID }}=\mathrm{V}_{\text {IN+ }}-\mathrm{V}_{\text {IN }}$ | -100 |  |  | mV |
| Common Input Voltage | $\mathrm{V}_{\text {COM }}$ | $\mathrm{V}_{\text {COM }}=\left(\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN- }}\right) / 2$ | 1.00 | 1.29 | 1.60 | V |
| Input Current | IIN+, IIN- |  | -50 |  | +50 | $\mu \mathrm{A}$ |
| DIFFERENTIAL OUTPUTS (DOUT_) |  |  |  |  |  |  |
| Differential Output Voltage | VOD | $50 \Omega$ load, no preemphasis | 250 | 3.65 | 450 | mV |
| Change in VOD Between Complementary Output States | $\\|^{\text {V }}$ OD ${ }^{\prime}$ |  | 0 | 1 | 35 | mV |
| Output Common-Mode Voltage | VCOM |  | 1.125 | 1.29 | 1.475 | V |
| Change in $\mathrm{V}_{\mathrm{COM}}$ Between Complementary Output States | $1 \Delta \mathrm{~V}_{\text {com }}{ }^{4}$ |  | 0 | 1 | 35 | mV |
| Output Short-Circuit Current | IOS | Two output pins connected to GND | -15 | -7 |  | mA |
| SERIAL-INTERFACE INPUT, OUTPUT (SCL, SDA) |  |  |  |  |  |  |
| Input High Level | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
| Input Low Level | VIL |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
| High-Level Output Leakage Current | ILEAKH | Open drain with $1 \mathrm{k} \Omega$ pullup to $\mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Low-Level Output | VOL | $\mathrm{loL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Input Capacitance | CI |  |  | 10 |  | pF |

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{A V D D}=V_{D V D D}=\right.$ VLVDSVDD $=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at V AVDD $=$ VDVDD $=$ VLVDSVDD $=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIFFERENTIAL SIGNALS (DOUT_) |  |  |  |  |  |  |
| Output-to-Output Skew | tSK | $R_{L}=100 \Omega$ differential |  | 50 | 250 | ps |
| Rise Time | tR | $20 \%$ to $80 \%$ of the signal swing; $R_{L}=50 \Omega$ differential ( $R_{L}=100 \Omega$ double termination), $C_{L}=5 p F$ |  | 0.3 | 0.4 | ns |
| Fall Time | $\mathrm{tF}_{F}$ | $20 \%$ to $80 \%$ of the signal swing; $R L=50 \Omega$ differential ( $R_{L}=100 \Omega$ double termination), $C_{L}=5 p F$ |  | 0.3 | 0.4 | ns |
| Duty Cycle | D | Input duty cycle 50\%; 840Mbps clock pattern | 45 |  | 55 | \% |

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

## 

## AC ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=V_{D V D D}=V_{\text {LVDSVDD }}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {AVDD }}=$ VDVDD $=$ VLVDSVDD $\left.=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Notes 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | :--- | :---: | :---: | UNITS

Note 2: Parameters are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
Note 3: $\mathrm{I}^{2} \mathrm{C}$ timing parameters are specified for fast-mode $\mathrm{I}^{2} \mathrm{C}$. Maximum data rate $=400 \mathrm{kbps}$.
Note 4: Parameters are guaranteed by design.

# Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches 

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{AVDD}}=\mathrm{V}_{\mathrm{DVDD}}=\mathrm{V}_{\text {LVDSVDD }}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches



Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX9132 <br> TSSOP | MAX9134 TQFP | $\begin{gathered} \text { MAX9135 } \\ \text { TQFP } \end{gathered}$ |  |  |
| 1 | 31 | 30 | $\overline{P D}$ | Power-Down Input. $\overline{\mathrm{PD}}=$ low for power-down. $\overline{\mathrm{PD}}=$ high for power-up without preemphasis. Leave $\overline{\mathrm{PD}}$ open for power-up with preemphasis on all outputs. |
| 2 | 32 | 31 | DVDD | Digital Power Supply. Bypass DVDD to DGND with $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors as close as possible to the device. |
| 3 | 1 | 1 | DINO+ | Port 0 Positive Input |
| 4 | 2 | 2 | DINO- | Port 0 Negative Input |
| 5 | 3 | 3 | DIN1+ | Port 1 Positive Input |
| 6 | 4 | 4 | DIN1- | Port 1 Negative Input |
| - | 5 | - | AGND | Analog Ground |
| 7 | 6 | 5 | DIN2+ | Port 2 Positive Input |
| 8 | 7 | 6 | DIN2- | Port 2 Negative Input |
| - | - | 7 | DIN3+ | Port 3 Positive Input |
| - | - | 8 | DIN3- | Port 3 Negative Input |
| 9 | 8 | 9 | AVDD | Analog Power Supply. Bypass AVDD to AGND with $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors as close as possible to the device. |
| 10 | - | - | FS | $1^{2} \mathrm{C}$ and LIN Interface Selection Input. FS = low for LIN, FS = high for $\mathrm{I}^{2} \mathrm{C}$. |
| - | 9 | 10 | SO | Routing Selection 0 Input. See Tables 6a and 6b. |
| - | 10 | 11 | S1 | Routing Selection 1 Input. See Tables 6a and 6b. |
| - | 11 | 12 | S2 | Routing Selection 2 Input. See Tables 6a and 6b. |
| - | 12 | 13 | S3 | Routing Selection 3 Input. See Tables 6a and 6b. |
| 11 | 13 | 14 | ASO | 3-Level I ${ }^{2}$ C Address Selection 0 Input (Table 3) or LIN Identifier Selection 0 Input (Table 4) |

## Programmable，High－Speed，Multiple Input／Output LVDS Crossbar Switches

Pin Description（continued）

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX9132 TSSOP | $\begin{aligned} & \text { MAX9134 } \\ & \text { TQFP } \end{aligned}$ | MAX9135 TQFP |  |  |
| 12 | 14 | 15 | AS1／NSLP | 3－Level $I^{2} C$ Address Selection 1 Input（in $I^{2} C$ Mode，Table 3）．In LIN bus mode，it becomes an NSLP output，the sleep mode activation pin（active low）to the LIN bus driver． |
| 13 | 16， 25 | 19， 24 | LVDSGND | LVDS Ground |
| － | 17 | － | DOUT3－ | Port 3 Negative Output |
| － | 18 | － | DOUT3＋ | Port 3 Positive Output |
| － | 19 | 17 | DOUT2－ | Port 2 Negative Output |
| － | 20 | 18 | DOUT2＋ | Port 2 Positive Output |
| 14 | 21 | 20 | DOUT1－ | Port 1 Negative Output |
| 15 | 22 | 21 | DOUT1＋ | Port 1 Positive Output |
| 16 | 23 | 22 | DOUT0－ | Port 0 Negative Output |
| 17 | 24 | 23 | DOUT0＋ | Port 0 Positive Output |
| 18 | 15， 26 | 16， 25 | LVDSVDD | LVDS Supply Input．Bypass LVDSVDD to LVDSGND with $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors as close as possible to the device． |
| 19 | 27 | 26 | SDA／TXD | $I^{2} \mathrm{C}$ Data Link Input／LIN Tx Output．SDA／TXD becomes SDA when in $I^{2} \mathrm{C}$ mode and TXD when in LIN mode． |
| 20 | 28 | 27 | SCL／RXD | $I^{2} C$ Clock／LIN Rx Input．SCL／RXD becomes SCL when in $I^{2} \mathrm{C}$ mode and RXD when in LIN mode． |
| － | 29 | 28 | S5 | Routing Selection 5 Input．See Tables 6a and 6b． |
| － | 30 | 29 | S4 | Routing Selection 4 Input．See Tables 6a and 6b． |
| － | － | 32 | DGND | Digital Ground |
| － | － | － | EP | Exposed Pad．Internally connected to GND．Connect to a large ground plane to maximize thermal performance． |

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches



# Programmable，High－Speed，Multiple Input／Output LVDS Crossbar Switches 

Table 1．Register Address Map

| REGISTER <br> ADDRESS（HEX） | READ／ <br> WRITE | LIN INTERFACE DESCRIPTION | I $^{2}$ C DESCRIPTION |
| :---: | :---: | :--- | :--- |
| $0 \times 00$ | R | LIN Status Register | Reserved |
| $0 \times 01$ | R／W | Switch Control Register 1 | Switch Control Register 1 |
| $0 \times 02$ | R／W | Switch Control Register 2（MAX9134／MAX9135 <br> only） | Switch Control Register 2（MAX9134／MAX9135 <br> only） |
| 0xFF | W | Reserved | Route Activation Register |



Figure 1．${ }^{12}$ C Serial－Interface Timing Details

## Detailed Description

The MAX9132／MAX9134／MAX9135 high－speed，multi－ ple－port，low－voltage differential signaling（LVDS） crossbar switches are specially designed for digital video and camera signal transmission．These switches have a wide bandwidth，supporting data rates up to 840Mbps．This allows the use of MAX9132／MAX9134／ MAX9135 with LVDS serializers／deserializers（SerDes） to create a complete video or camera network．The MAX9132 has three input ports and two output ports， the MAX9134 has three input ports and four output ports，and the MAX9135 has four input ports and three output ports．The video or camera signal can go through the switch from an input port to one or multiple output ports．
The MAX9132／MAX9134／MAX9135 switch routing is programmable through either an $I^{2} \mathrm{C}$ interface or a Local Interconnect Network（LIN）serial interface．ASO and AS1 set the slave addresses for either of these modes，allowing several devices on a bus simultane－ ously．In addition，the MAX9134／MAX9135 provide 3－level pins S［5：0］to set switch routing and the initial conditions for ${ }^{2} \mathrm{C}$ mode．To improve the signal integrity， all the LVDS outputs feature selectable preemphasis．

On power up all control registers hava power－up On power－up，all control registers have a value of 0x00 For the MAX9134／MAX9135，leaving S［5：0］unconnect－ ed，allows control through the LIN interface with all out－ puts deactivated．Otherwise，the switch runs in pin－control mode with S［5：0］controlling the switch rout－ ing．The ${ }^{2}{ }^{2} \mathrm{C}$ is also active while the device is in pin－ control mode．Successful routing through $I^{2} \mathrm{C}$ overrides the pin settings．For more details，see the $1^{2} C$ Interface section．For the MAX9132，the FS input determines which interface is active．

## Register Description

There are four 1－byte control registers in the MAX9132／MAX9134／MAX9135．These registers control the routing of the switch．Table 1 describes the register map for both ${ }^{2}{ }^{2} \mathrm{C}$ and LIN．When the MAX9132／ MAX9134／MAX9135 operate in LIN mode，register 0x00 acts as an error flag register．Its function is described in detail in Table 5．In either ${ }^{2} \mathrm{C}$ © or LIN mode，the con－ trol registers（0x01，0x02）program the MAX9132／ MAX9134／MAX9135 switch routing control．In addition， these registers can individually activate and deactivate preemphasis for each output port．Table 2 a describes the routing for the MAX9132／MAX9134 and Table 2b for the MAX9135．For ${ }^{2} \mathrm{C}$ programming，register $0 x F F$ con－ trols the activation of routing．

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

Table 2a. ${ }^{2}$ C/LIN Switch Routing Control Registers for the MAX9132/MAX9134

| REGISTER ADDRESS | REGISTER BIT(S) | DESCRIPTION | VALUE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 01$ | D7 | DOUT1 Preemphasis | 0 | DOUT1 preemphasis off |
|  |  |  | 1 | DOUT1 preemphasis on |
|  | D[6:4] | DOUT1 Routing Connection | 000 | DOUT1 in high impedance |
|  |  |  | 001 | DOUT1 connected to DIN1 |
|  |  |  | 010 | DOUT1 connected to DINO |
|  |  |  | 011 | DOUT1 connected to DIN2 |
|  | D3 | DOUT0 Preemphasis | 0 | DOUT0 preemphasis off |
|  |  |  | 1 | DOUTO preemphasis on |
|  | $\mathrm{D}[2: 0]$ | DOUTO Routing Connection | 000 | DOUTO in high impedance |
|  |  |  | 001 | DOUT0 connected to DIN1 |
|  |  |  | 010 | DOUTO connected to DINO |
|  |  |  | 011 | DOUTO connected to DIN2 |
| $\begin{gathered} 0 \times 02 \\ \text { (MAX9134 only) } \end{gathered}$ | D7 | DOUT3 Preemphasis | 0 | DOUT3 preemphasis off |
|  |  |  | 1 | DOUT3 preemphasis on |
|  | D[6:4] | DOUT3 Routing Connection | 000 | DOUT3 in high impedance |
|  |  |  | 001 | DOUT3 connected to DIN1 |
|  |  |  | 010 | DOUT3 connected to DINO |
|  |  |  | 011 | DOUT3 connected to DIN2 |
|  | D3 | DOUT2 Preemphasis | 0 | DOUT2 preemphasis off |
|  |  |  | 1 | DOUT2 preemphasis on |
|  | D[2:0] | DOUT2 Routing Connection | 000 | DOUT2 in high impedance |
|  |  |  | 001 | DOUT2 connected to DIN1 |
|  |  |  | 010 | DOUT2 connected to DINO |
|  |  |  | 011 | DOUT2 connected to DIN2 |



Figure 2. Single-Byte Write and Single-Byte Read

# Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches 

Table 2b. ${ }^{2}$ C Switch Routing Control Registers for the MAX9135

| REGISTER ADDRESS | REGISTER BIT(S) | DESCRIPTION | VALUE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 01$ | D7 | DOUT1 Preemphasis | 0 | DOUT1 preemphasis off |
|  |  |  | 1 | DOUT1 preemphasis on |
|  | D[6:4] | DOUT1 Routing Connection | 000 | DOUT1 not connected |
|  |  |  | 001 | DOUT1 connected to DIN1 |
|  |  |  | 010 | DOUT1 connected to DINO |
|  |  |  | 011 | DOUT1 connected to DIN2 |
|  |  |  | 100 | DOUT1 connected to DIN3 |
|  | D3 | DOUT0 Preemphasis | 0 | DOUT0 preemphasis off |
|  |  |  | 1 | DOUT0 preemphasis on |
|  | $\mathrm{D}[2: 0]$ | DOUTO Routing Connection | 000 | DOUT0 not connected |
|  |  |  | 001 | DOUT0 connected to DIN1 |
|  |  |  | 010 | DOUTO connected to DINO |
|  |  |  | 011 | DOUT0 connected to DIN2 |
|  |  |  | 100 | DOUT0 connected to DIN3 |
| 0x02 | D[7:4] | Reserved | 0000 | Set these bits to 0000 |
|  | D3 | DOUT2 Preemphasis | 0 | DOUT2 preemphasis off |
|  |  |  | 1 | DOUT2 preemphasis on |
|  | $\mathrm{D}[2: 0]$ | DOUT2 Routing Connection | 000 | DOUT2 not connected |
|  |  |  | 001 | DOUT2 connected to DIN1 |
|  |  |  | 010 | DOUT2 connected to DINO |
|  |  |  | 011 | DOUT2 connected to DIN2 |
|  |  |  | 100 | DOUT2 connected to DIN3 |

## I2C Interface

The MAX9132/MAX9134/MAX9135 operate as slaves that send and receive data through $I^{2} \mathrm{C}$ (see Figure 1). The interface uses a serial-data line (SDA) and a serialclock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the slave and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor, typically $4.7 \mathrm{k} \Omega$, is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the ${ }^{2} \mathrm{C}$ interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START condition sent by a master, followed by the 7 -bit slave address plus R/W bit, a register address byte, a
data byte, and finally a STOP condition. Table 3 shows the slave address selection by the AS0 and AS1 pins.

Data Format for Writing to the Slave A write to the MAX9132/MAX9134/MAX9135 comprises the transmission of the slave address with the R/W bit set to 0 , followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which registers of the MAX9132/MAX9134/MAX9135 are to be written by the next byte, if received. If a STOP condition is detected after the command byte is received, the MAX9132/ MAX9134/MAX9135 take no further action beyond storing the command byte. Any bytes that are received after the command byte are data bytes. The first data byte goes into the internal register of the crossbar switch selected by the command byte (Figure 2). If

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

## Table 3. ${ }^{2}$ C C Slave Addresses

| PIN |  | ADDRESS |  |  |  |  |  | ADDRESS (HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASO | AS1 | A[7:5] | A4 | A3 | A2 | A1 | A0 |  |
| Low | Low | 101 | 0 | 0 | 0 | 0 | R/W | $0 \times A 0$ |
| Low | Open | 101 | 0 | 0 | 0 | 1 | R/W | $0 \times A 2$ |
| Low | High | 101 | 0 | 0 | 1 | 0 | R/W | 0xA4 |
| Open | Low | 101 | 0 | 0 | 1 | 1 | R/W | 0xA6 |
| Open | Open | 101 | 0 | 1 | 0 | 0 | R/W | $0 \times 48$ |
| Open | High | 101 | 0 | 1 | 0 | 1 | R/W | 0xAA |
| High | Low | 101 | 0 | 1 | 1 | 0 | R/W | OXAC |
| High | Open | 101 | 0 | 1 | 1 | 1 | R/W | 0xAE |
| High | High | 101 | 1 | 0 | 0 | 0 | R/W | 0xB0 |



Figure 3. LIN Bus Signal Format

| WRITE FORMAT |  | READ FORMAT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 01$ | $0 \times 02$ |  |  |  |  |
| DATA1 | DATA2 |  |  |  |  |$\quad$| $0 \times 00$ | $0 \times 01$ | $0 \times 02$ | $0 \times F F$ |
| :---: | :---: | :---: | :---: | :---: |

Figure 4. LIN Write and Read Data Frame
multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX9132/MAX9134/MAX9135 internal registers because the command byte address generally autoincrements (Table 1).

## Data Format for Reading from the Slave

The MAX9132/MAX9134/MAX9135 are read using the devices' internally stored command bytes as an address pointer, the same way the stored command byte is used as an address pointer for a write. The pointer does not autoincrement after each data byte is
read. Initiate a read by writing the command byte to the proper slave address (Figure 2), then send the device's slave address with the R/W bit set to 1. The slave now responds with the contents of the requested register (Figure 2).

## LIN Interface

The LIN interface is a low-speed, low-cost interface used in slow control signal traffic in automotive applications. This device is the slave node in the LIN bus cluster and is designed based on the LIN Rev. 1.3 specification. The LIN master sends data to the MAX9132/MAX9134/

# Programmable，High－Speed，Multiple Input／Output LVDS Crossbar Switches 

Table 4．LIN Identifiers for Write and Read Operations

| ASO | WRITE ID |  | READ ID |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ID［5：0］ | PID FIELD | ID［5：0］ | PID FIELD |
| Low | $0 \times 08$ | $0 \times 08$ | $0 \times 27$ | $0 \times E 7$ |
| Open | $0 \times 0 \mathrm{~A}$ | $0 \times C A$ | $0 \times 29$ | $0 \times E 9$ |
| High | $0 \times 1 \mathrm{C}$ | $0 \times 9 \mathrm{C}$ | $0 \times 2 \mathrm{~B}$ | $0 \times 2 \mathrm{~B}$ |

Table 5．Register 0x00 Error Flag Mapping for LIN

| REGISTER BIT（S） | DESCRIPTION | FUNCTION |
| :---: | :---: | :--- |
| D［7：5］ | Reserved | Reserved |
| D4 | Sync | Sync pulse widths outside the given tolerances detected |
| D3 | Transmit | Value read on RXD different from value transmitted on TXD during a read |
| D2 | Checksum | Checksum sent during a write does not match the expected checksum |
| D1 | Parity | ID parity bit does not match expected parity |
| D0 | Frame | Message frame did not complete within the maximum allowed time |

MAX9135 LSB first，up to a maximum data rate of 20kbps．The LIN slave node waits for the synchronization pulse，then synchronizes itself to the pulse．The node must then read the identifier and send／receive data bytes to the master，setting the error flag register when neces－ sary．The LIN interface uses the same routing function of the switch control registers $(0 \times 01,0 \times 02)$ as the $I^{2} \mathrm{C}$ inter－ face．The routing action takes place after correct check－ sum verification．The LIN status register（ $0 \times 00$ ）holds the error flags for the LIN transceiver．For a write，the master writes 2 bytes of data to the registers（ $0 x 01,0 x 02$ ）．For a read，the slave outputs the contents of registers $0 \times 00$ ， $0 \times 01$ ，and $0 \times 02$ ，along with the stuffing byte at a constant value（0xFF）．In either mode，the checksum follows at the end of the data bytes．Figure 3 shows the write and read signal frame format．Figure 4 shows the LIN write and read data frame．

## LIN－Protected Identifier

The LIN bus uses the 8－bit protected identifier（PID）to address the slave nodes．Two parity bits（MSBs）along with 6 ID bits（LSBs）make up the PID field．Table 4 defines the sets of the identifiers for the write／read operations of the LIN slave node．ASO selects the iden－ tifiers．AS1／NSLP becomes the NSLP output for activat－ ing the LIN driver chip（MAX13020）．

LIN Error Handling
Register $0 \times 00$ contains the error flags found in the LIN signal by the slave note（Table 5）．A successful LIN read resets register $0 \times 00$ ．


Figure 5．Connecting the MAX9132／MAX9134／MAX9135 to the MAX13020
Pin Control by S［5：0］（MAX9134／MAX9135）
The programming pins S［5：0］initially set the switch routing upon power－up，while the device latches the state of these pins．The $I^{2} \mathrm{C}$ interface can override the power－on state later．Table 6a gives the details of the routing control for the MAX9134．Table 6b gives the details of the routing control for the MAX9135．

## Applications Information

## 3－Level Inputs

The MAX9132／MAX9134／MAX9135 use several 3－level inputs to control the device．Use three－state logic to realize the 3 －level logic using digital control． Alternatively，if a high－impedance output is unavailable， apply a voltage of $\mathrm{V}_{\mathrm{DD}} / 2$ to realize the midlevel high－ impedance state．都

# Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches 

Table 6a. Switch Routing Control Pin Setting for the MAX9134

| PORT | S5 | S4 | S3 | S2 | S1 | S0 | CONNECTION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUTO, DOUT1 | 0 | X | X | X | X | 0 | DOUTO connected to DINO | Both DOUTO and DOUT1 outputs are on |
|  |  |  |  |  |  | Open | DOUT0 connected to DIN1 |  |
|  |  |  |  |  |  | 1 | DOUT0 connected to DIN2 |  |
|  |  |  |  |  | 0 | X | DOUT1 connected to DINO |  |
|  |  |  |  |  | Open |  | DOUT1 connected to DIN1 |  |
|  |  |  |  |  | 1 |  | DOUT1 connected to DIN2 |  |
|  | 1 | X | X | X | 0 | 0 | DOUTO connected to DINO | DOUT1 is not connected, DOUTO is on |
|  |  |  |  |  |  | Open | DOUT0 connected to DIN1 |  |
|  |  |  |  |  |  | 1 | DOUT0 connected to DIN2 |  |
|  |  | X | X | X | Open | 0 | DOUT1 connected to DINO | DOUTO is not connected, DOUT1 is on |
|  |  |  |  |  |  | Open | DOUT1 connected to DIN1 |  |
|  |  |  |  |  |  | 1 | DOUT1 connected to DIN2 |  |
|  | 1 | X | X | X | 1 | X | DOUTO and DOUT1 in high impedance | Both DOUTO and DOUT1 are not connected |
| DOUT2, DOUT3 | X | 0 | X | 0 | X | X | DOUT2 connected to DINO | Both DOUT2 and DOUT3 outputs are on |
|  |  |  |  | Open |  |  | DOUT2 connected to DIN1 |  |
|  |  |  |  | 1 |  |  | DOUT2 connected to DIN2 |  |
|  |  |  | 0 | X |  |  | DOUT3 connected to DINO |  |
|  |  |  | Open |  |  |  | DOUT3 connected to DIN1 |  |
|  |  |  | 1 |  |  |  | DOUT3 connected to DIN2 |  |
|  | X | 1 | 0 | 0 | X | X | DOUT2 connected to DINO | DOUT3 is not connected, DOUT2 is on |
|  |  |  |  | Open |  |  | DOUT2 connected to DIN1 |  |
|  |  |  |  | 1 |  |  | DOUT2 connected to DIN2 |  |
|  |  |  | Open | 0 | X | X | DOUT3 connected to DINO | DOUT2 is not connected, DOUT3 is on |
|  |  |  |  | Open |  |  | DOUT3 connected to DIN1 |  |
|  |  |  |  | 1 |  |  | DOUT3 connected to DIN2 |  |
|  | X | 1 | 1 | X | X | X | DOUT2 and DOUT3 in high impedance | Both DOUT2 and DOUT3 are not connected |

$X=$ Don't care.

## Interface Selection Using S[5:0]

(MAX9134/MAX9135)
S[5:0] determine which interface controls the MAX9134/MAX9135. Leave S[5:0] unconnected or set to a midlevel state to enable the LIN interface. Other settings to $\mathrm{S}[5: 0]$ set the switch routing according to Tables 6a (MAX9134) and 6b (MAX9135). The I²C interface is active when the MAX9132/MAX9134/MAX9135 are not in LIN interface mode. Writing to an I2C register overrides the S[5:0] settings.

## Interface Selection Using FS

(MAX9132 Only)
The FS input selects the interface for the MAX9132. Set FS high for LIN interface control and FS low for $I^{2} \mathrm{C}$ interface. The MAX9132 powers up with all LVDS outputs unconnected for either mode.

## Interfacing the <br> MAX9132/MAX9134/MAX9135 <br> to the LIN Bus

The MAX9132/MAX9134/MAX9135 interface to the LIN bus through the MAX13020 LIN transceivers. This device translates the +12 V to +42 V LIN bus signal down

# Programmable，High－Speed，Multiple Input／Output LVDS Crossbar Switches 

Table 6b．Switch Routing Control Pin Setting for the MAX9135

| PORT | S5 | S4 | S3 | S2 | S1 | S0 | CONNECTION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUTO | 0 | X | X | X | X | 0 | DOUTO connected to DINO | S5 and S0 determine DOUTO connection |
|  | 0 |  |  |  |  | Open | DOUT0 connected to DIN1 |  |
|  | 0 |  |  |  |  | 1 | DOUT0 connected to DIN2 |  |
|  | 1 | X | X | X | X | 0 | DOUT0 connected to DIN3 |  |
|  | 1 |  |  |  |  | Open | DOUTO in high impedance |  |
| DOUT1 | X | 0 | X | X | 0 | X | DOUT1 connected to DINO | S4 and S1 determine DOUT1 connection |
|  |  | 0 |  |  | Open |  | DOUT1 connected to DIN1 |  |
|  |  | 0 |  |  | 1 |  | DOUT1 connected to DIN2 |  |
|  |  | 1 | X | X | 0 |  | DOUT1 connected to DIN3 |  |
|  |  | 1 |  |  | Open |  | DOUT1 in high impedance |  |
| DOUT2 | X | X | 0 | 0 | X | X | DOUT2 connected to DINO | S3 and S2 determine DOUT2 connection |
|  |  |  | 0 | Open |  |  | DOUT2 connected to DIN1 |  |
|  |  |  | 0 | 1 |  |  | DOUT2 connected to DIN2 |  |
|  |  |  | 1 | 0 |  |  | DOUT2 connected to DIN3 |  |
|  |  |  | 1 | Open |  |  | DOUT2 in high impedance |  |

$X=$ Don＇t care．
to the +3.3 V logic level．Figure 5 shows the circuit that interfaces the crossbar switches to the LIN bus．

Waking Up the LIN Bus Driver
At power－up，the MAX9132／MAX9134／MAX9135 leave NSLP low，keeping the LIN bus driver in sleep mode． When the LIN driver receives a wake－up signal（Figure 6）from the LIN bus，the driver pulls RXD low．When the MAX9132／MAX9134／MAX9135 detect a falling edge on RXD，the device pulls NSLP high waking up the LIN dri－ ver．The MAX9132／MAX9134／MAX9135 then enable the TXD pin．

Putting the LIN Bus Driver into Sleep Mode There are two conditions under which the MAX9132／ MAX9134／MAX9135 put the LIN driver to sleep：line activity timeout and receiving a sleep command．The first condition arises if there is inactivity on the LIN bus


Figure 6．LIN Bus Wake－Up Signal
for more than 3s．The second condition requires send－ ing the data $0 \times 000 \times F F 0 x F F 0 x F F 0 x F F ~ 0 x F F ~ 0 x F F ~ 0 x F F ~$ using the identifier $0 \times 3 \mathrm{C}$ to the device．If any of the two conditions happen，the device disables TXD and drives NSLP low．This puts the LIN driver into sleep mode．

## Multiple MAX9132／MAX9134／MAX9135 for Port Expansion

 The MAX9132／MAX9134／MAX9135 high－impedance outputs allow the attachment of several parts in parallel． Figure 7 shows example connection schemes to realize larger crossbar connections．
## LVDS Output Preemphasis

The MAX9132／MAX9134／MAX9135 feature a preem－ phasis mode where extra current is added to the output and causes the amplitude to increase by $50 \%$ at the transition point．Preemphasis helps to get a faster tran－ sition，better eye diagram，and improved signal integri－ ty（see the Typical Operating Characteristics）．During data transition，the switch injects additional current for a short period，typically 400 ps．Leave $\overline{P D}$ open or apply a midlevel voltage（VDD／2）to enable preemphasis on all LVDS outputs．Set $\overline{P D}$ high to set preemphasis through the I2C or LIN interfaces．Preemphasis in this mode is initially not on．

## Power－Down

Set $\overline{\mathrm{PD}}$ low to enable power－down mode．The registers retain their values and the device resumes operation from the same mode upon power－up．

## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches



Figure 7. Topologies for Port Expansion

## Input/Output Termination

Terminate LVDS inputs/outputs through $100 \Omega$ differential termination, or use an equivalent Thevenin termination. Terminate both inputs/outputs and use identical terminations on each for the lowest output-to-output skew.

Power-Supply Bypassing
Adequate power-supply bypassing is necessary to maximize the performance and noise immunity. Bypass each supply to their respective grounds with highfrequency surface-mount $0.01 \mu \mathrm{~F}$ ceramic capacitors as close as possible to the device. Use multiple bypass vias for connection to minimize inductance.

## Board Layout

Separate the ${ }^{2} \mathrm{C} / \mathrm{LIN}$ signals and LVDS signals to prevent crosstalk. When possible, use a four-layer PCB with separate layers for power, ground, LVDS, and digital signals. Layout PCB traces for $100 \Omega$ differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline).
Route the PCB traces for an LVDS channel (there are two conductors per LVDS channel) in parallel to maintain the differential characteristic impedance. Place the $100 \Omega$ (typ) termination resistor at both ends of the LVDS driver and receiver. Avoid vias. If vias must be used, use only one pair per LVDS channel and place the via for each line at the same point along the length of the PCB traces. This way, any reflections occur at the same time. Do not make vias into test points for
automated test equipment. Make the PCB traces that make up a differential pair the same length to avoid skew within the differential pair.

## Cables and Connectors

Interconnect for LVDS typically has a differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic-field-canceling effects. Balanced cables pick up noise as common mode that is rejected by the LVDS receiver. Add a $0.1 \mu \mathrm{~F}$ capacitor in series with each output for AC-coupling.

## Choosing Pullup Resistors

${ }^{2} \mathrm{C}$ requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. ${ }^{12} \mathrm{C}$ specifies 300 ns rise times to go from low to high ( $30 \%$ to $70 \%$ ) for fast mode, which is defined for a data rate up to 400 kbps (see the $1^{2} \mathrm{C}$ Interface section for details). To meet the rise time requirement, choose the pullup resistors so that the rise time $\operatorname{tR}=0.85$ RPULLUP $x$ CBUS $<300 \mathrm{~ns}$. If the transition time becomes too slow, the setup and hold times may not be met and waveforms are not recognized.

# Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches 

## Exposed Pad

The TQFP and TSSOP packages used for the MAX9132/MAX9134/MAX9135 have exposed pads on the bottom. The exposed pad is internally connected to ground. Connect the exposed pad to ground using a landing pad large enough to accommodate the entire exposed pad. Add vias from the exposed pad's land area to a copper polygon on the other side of the PCB to provide lower thermal impedance from the device to the ambient air.

ESD Protection
The MAX9132/MAX9134/MAX9135 ESD tolerance is rated for IEC 61000-4-2, Human Body Model, and ISO 10605 standards. IEC 61000-4-2 and ISO 10605 specify ESD tolerance for electronic systems. The IEC 61000-4-2 discharge components are Cs $=150 \mathrm{pF}$ and $R_{D}=330 \Omega$ (Figure 8). For IEC 61000-4-2, the LVDS outputs are rated for $\pm 10 \mathrm{kV}$ Contact Discharge and $\pm 15 \mathrm{kV}$ Air-Gap Discharge. The Human Body Model


Figure 8. IEC 61000-4-2 Contact Discharge ESD Test Circuit
discharge components are $\mathrm{Cs}=100 \mathrm{pF}$ and $\mathrm{RD}=$ $1.5 \mathrm{k} \Omega$ (Figure 9). For the Human Body Model, all pins are rated for $\pm 2 \mathrm{kV}$ Contact Discharge. The ISO 10605 discharge components are $\mathrm{CS}=330 \mathrm{pF}$ and $\mathrm{RD}_{\mathrm{D}}=2 \mathrm{k} \Omega$ (Figure 10). For ISO 10605, the LVDS outputs are rated for $\pm 10 \mathrm{kV}$ Contact and $\pm 25 \mathrm{kV}$ Air-Gap Discharge.


Figure 9. Human Body ESD Test Circuit

Figure 10. ISO 10605 Contact Discharge ESD Test Circuit


## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

MAX9132/MAX9134/MAX9135


## Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches

Pin Configurations (continued)


Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 20 TSSOP-EP | U2OE +1 | $\underline{\mathbf{2 1 - 0 1 0 8}}$ |
| 32 TQFP-EP | $\mathrm{H} 32 \mathrm{E}+6$ | $\underline{\mathbf{2 1 - 0 0 7 9}}$ |

